BitEA: BitVertex Evolutionary Algorithm to Enhance Performance for Register Allocation
| dc.contributor.author | Terci, Gizem Sungu | |
| dc.contributor.author | Abdulhalik, Enes | |
| dc.contributor.author | Bayrakçı, Alp Arslan | |
| dc.contributor.author | Boz, Betul | |
| dc.date.accessioned | 2025-10-29T11:15:59Z | |
| dc.date.issued | 2024 | |
| dc.department | Fakülteler, Mühendislik Fakültesi, Bilgisayar Mühendisliği Bölümü | |
| dc.description.abstract | Register allocation is important in compiler design to enhance the execution time of programs, as CPU registers operate significantly faster than memory locations. The challenge of optimally assigning program variables to a limited number of CPU registers requires innovative solutions within constrained timeframes, particularly when traditional methods are not applicable due to computational infeasibility on current CPU architectures. This study introduces BitVertex Evolutionary Algorithm (BitEA), a novel approach grounded in bitwise operations and bit-based solutions, designed to accelerate computational performance in register allocation. Our experimental results show that BitEA outperforms the existing methods by a factor of up to 60 across all tested scenarios in the DIMACS benchmarks. Furthermore, in terms of solution quality, BitEA achieves lower chromatic numbers on 9 DIMACS benchmarks compared to its closest contemporaries. This research underscores that BitEA has potential to set a new standard for register allocation through its superior speed and solution quality. | |
| dc.description.sponsorship | Scientific and Technological Research Council of Turkiye (TUBITAK) [124E044] | |
| dc.description.sponsorship | This work was supported by The Scientific and Technological Research Council of Turkiye (TUBITAK) 1002-B Project 124E044. | |
| dc.identifier.doi | 10.1109/ACCESS.2024.3446596 | |
| dc.identifier.endpage | 115514 | |
| dc.identifier.issn | 2169-3536 | |
| dc.identifier.orcid | 0000-0001-6770-7674 | |
| dc.identifier.orcid | 0009-0006-0706-2310 | |
| dc.identifier.orcid | 0000-0002-2824-036X | |
| dc.identifier.orcid | 0000-0001-7819-347X | |
| dc.identifier.scopus | 2-s2.0-85201776670 | |
| dc.identifier.scopusquality | Q1 | |
| dc.identifier.startpage | 115497 | |
| dc.identifier.uri | https://doi.org/10.1109/ACCESS.2024.3446596 | |
| dc.identifier.uri | https://hdl.handle.net/20.500.14854/7343 | |
| dc.identifier.volume | 12 | |
| dc.identifier.wos | WOS:001303408600001 | |
| dc.identifier.wosquality | Q2 | |
| dc.indekslendigikaynak | Web of Science | |
| dc.indekslendigikaynak | Scopus | |
| dc.language.iso | en | |
| dc.publisher | IEEE-Inst Electrical Electronics Engineers Inc | |
| dc.relation.ispartof | IEEE Access | |
| dc.relation.publicationcategory | Makale - Uluslararası Hakemli Dergi - Kurum Öğretim Elemanı | |
| dc.rights | info:eu-repo/semantics/openAccess | |
| dc.snmz | KA_WOS_20251020 | |
| dc.subject | Registers | |
| dc.subject | Resource management | |
| dc.subject | Evolutionary computation | |
| dc.subject | Color | |
| dc.subject | Statistics | |
| dc.subject | Computer architecture | |
| dc.subject | Program processors | |
| dc.subject | Evolutionary optimization | |
| dc.subject | parallel processing | |
| dc.subject | register allocation | |
| dc.subject | graph coloring problem | |
| dc.subject | vertex-weighted graphs | |
| dc.subject | crossover operator | |
| dc.subject | evolutionary algorithms | |
| dc.subject | k-coloring | |
| dc.subject | BitVertex representation | |
| dc.subject | bitwise operations | |
| dc.title | BitEA: BitVertex Evolutionary Algorithm to Enhance Performance for Register Allocation | |
| dc.type | Article |








